

**PATENT APPLICATION**  
**SOURCE SIDE PROGRAMMING**

**Inventors:**

Arthur Wang  
295 Cresta Vista Way  
San Jose, CA 95119  
a citizen of the United States

Yuan Tang  
4024 Louvre Ave.  
San Jose, CA 95135  
a citizen of China

Haike Dong  
4597 Sweetgate Dr.  
San Ramon, CA 94583  
a citizen of China

Ming Kwan  
945 Magnolia Court  
San Leandro, CA 94577

**Assignee:**

Hyundai Electronics America  
3101 North First Street  
San Jose, CA 95134

**Entity:** Large

## SOURCE SIDE PROGRAMMING

### BACKGROUND OF THE INVENTION

The present invention relates to the field of flash memories. More specifically, the present invention provides for an improved method and apparatus for programming and erasing flash memory cells.

A programmable read-only memory (PROM) is a type of nonvolatile memory. In other words, once data has been written into a PROM, it will remain there indefinitely, even when power to the PROM is removed. Typically, a PROM is arranged in an array of rows and columns of individual memory cells.

Although PROMs are nonvolatile, there are certain types that can be erased and reprogrammed. One of these is the electrically erasable programmable read-only memory (EEPROM or E<sup>2</sup>PROM). A "flash" EEPROM is a special type of EEPROM of which a large number of cells, e.g. a block, sector or page, can be electrically erased and reprogrammed as compared to being electrically erased and reprogrammed one byte at a time, which is done in non-flash EEPROMs.

Like other PROMs, a flash EEPROM retains data written into individual cells, even in the absence of power. The ability to retain data in memory in the absence of power and the ability to rewrite data in memory is provided by a floating gate within each cell. A conventional flash memory cell is constructed as a single field-effect transistor (FET) with a floating gate interposed between a control gate and a channel region of the transistor. By altering the charge stored in the floating gate, the state of the cell can be changed back and forth between a logic "high" state and a logic "low" state, thereby allowing one bit of information to be stored therein. The two states are referred to as a "programmed" state and an "erased" state.

To program a cell, charge is added to the floating gate. Because the floating gate is insulated from the control gate, source, and drain of the cell, any charge placed on the floating gate remains there until removed by an erase process. Although the floating gate is completely insulated, charge can be added and removed using techniques described below and other known prior art techniques.

---

FIG. 1 shows a cell 10 with a control gate 12, a floating gate 14, a source 16 and a drain 18. Control gate 12 and floating gate 14 are separated from source 16 and drain 18, and from a substrate 20 into which the source 16 and drain 18 are formed, by an

oxide 22 which may be formed by one or more layers of a suitable oxide material. Suitable openings in the oxide 22 are provided to allow for external connection to source 16 and drain 18. As shown, connections are provided to set  $V_g$  (control gate voltage),  $V_d$  (drain voltage),  $V_s$  (source voltage) and  $V_b$  (substrate voltage).

5 FIG. 2 shows how a flash EEPROM cell is typically arranged in an array 20 of rows and columns of individual memory cells 200. By applying appropriate voltages to a given word line and given bit line, a specific cell is selected for programming or erasing. Note that under all conditions the sources of each cell are grounded as a common source 202.

10 To more particularly illustrate the programming of a specific cell, consider the upper left cell in FIG. 2, which is associated with the intersection of Word Line 1 and Bit Line 1. (It is assumed that all cells are in an initial erased condition and have a logic level of "1", i.e., an erased state.) To program the upper left cell, a positive voltage of, for example, approximately 8.5 volts, is applied to Word Line 1 and a positive voltage of, 15 for example, approximately 4.5 volts, is applied to Bit Line 1. The non-selected Word and Bit Lines are either left floating or are biased to ground potential. The 4.5 volt difference between the cell's drain and source causes electrons to accelerate through the channel of the cell. With sufficient energy and with the aid of the 8.5 volts applied to the cell's gate, electrons tunnel into the floating gate of the transistor, thereby programming 20 the cell to a logic level of "0". To leave the upper left cell in an erased state, the cell is not biased into a channel hot electron bias condition. This programming state can be satisfied, for example, by ensuring that Bit Line 1 is grounded and Word Line 1 is biased to a negative voltage.

25 **SUMMARY OF THE INVENTION**

In a first aspect of the invention, a flash memory comprises a plurality of floating gate transistors. Each transistor has a control gate a floating gate, a drain and a source. The plurality of transistors are arranged in an N-row by M-column array, where N and M are integers greater than or equal to one. The array has N word lines such that 30 each word line connects together the control gates of transistors in a common and corresponding row and also has M bit lines such that each bit line connects together the drains of transistors in a common and corresponding column. A specific floating gate transistor of the plurality is selected and programmed by applying a first voltage to the

control gates of the transistors in the row in which the specific transistor is disposed, applying a second voltage to the source of the specific transistor and grounding the drain of the specific transistor.

In a second aspect of the invention, a flash EEPROM memory array

- 5 comprises a plurality of memory cells arranged in a matrix of rows and columns, each memory cell including: a portion of a semiconductor substrate of a first conductivity type; a drain region of a second conductivity type formed into said substrate; a source region of said second conductivity type formed in said substrate in spaced alignment with said drain region with a channel region therebetween, said source region having a more abrupt profile grade relative to the surface of said substrate than said drain region; a first gate insulation formed on said major surface of said substrate and having a first thickness; a floating gate electrode formed on said first gate insulation and asymmetrically located over said channel region and having a portion over both drain and source regions wherein a greater portion is over the source region than the drain region; a second gate insulation 10 formed on said floating gate and having a second thickness greater than said first thickness; a control gate electrode formed on said second gate insulation and overlapping said floating gate electrode, said control gate electrode extending from said cell to adjacent cells in a column; means connecting said drain regions of said plurality of memory cells in an array of columns; means connecting said control gate electrodes of 15 said plurality of memory cell in an array of rows, said rows substantially perpendicular to said columns; and means connecting said source regions to a common source, wherein programming of a cell to a high state is by applying a positive bias to said common source and to said means connecting said control gate electrodes associated with said cell, to inject a charge from the source region into the floating gate through the first gate 20 insulation, and wherein erasing of a cell is by applying a high voltage to the common source when the control gate electrode is grounded and the drain region is floating.
- 25

- In a third aspect of the invention, a method of programming a cell in a flash EEPROM array comprises selecting a cell for programming to a high state or a “low” state, wherein said cell is associated with one of a plurality of means connecting 30 said control gate electrodes and one of a plurality of means connecting said drain regions; applying to said means connecting said source regions a first voltage; applying to the selected means connecting said control gate a second voltage; applying to the selected means connecting said drain regions a third voltage substantially equal to said second voltage if said floating gate transistor is to be programmed to a “high” state, and

grounding said drain if said floating gate transistor is to be programmed to a “low” state; and floating all other means not associated with said selected cell.

In a fourth aspect of the invention, a method of programming a floating gate transistor disclosed. The floating gate transistor comprises a source of a first conductivity type and a drain of a second conductivity type. The source and drain are formed in a semiconductor region of a third conductivity type and spaced apart by a channel. A floating gate extends over at least a portion of the channel, and a control gate extends over at least a portion of the floating gate. The method of programming the floating gate transistor comprises the steps of: biasing the control gate of a transistor to be programmed with a first voltage; biasing the source of the transistor with a second voltage that is less than the first voltage; and applying a programming voltage to the drain of the transistor, the programming voltage being substantially equal to the second voltage to program the floating gate to a logic “1” and being substantially zero to program the floating gate to a logic “0.”

A further understanding of the nature and advantages of the inventions herein may be realized by reference to the remaining portions of the specification and the attached drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a conventional EEPROM memory cell.

FIG. 2 shows how a plurality of conventional memory cells, each cell like the memory cell in FIG. 1, can be arranged in an array rows and columns.

FIG. 3 shows a memory cell, which can be used in a flash EEPROM array, according to an embodiment of the present invention.

FIG. 4 shows an exemplary doping profile through the cross-section A-A’ according to an embodiment of the present invention.

FIG. 5 shows an exemplary doping profile through the cross-section B-B’ according to an embodiment of the present invention.

FIG. 6 shows a drain side program rate distribution for various flash memory arrays having different physical characteristics (e.g. channel length), incorporating cells similar to the memory cell shown in FIG. 3.

FIG. 7 shows a source side program rate distribution for various flash memory arrays having different physical characteristics (e.g. channel length), incorporating cells similar to the memory cell shown in FIG. 3, according to an embodiment of the present invention.

FIG. 8 shows gate and substrate currents for various drain biased flash memory arrays having different physical characteristics (e.g. channel length), incorporating cells similar to the memory cell shown in FIG. 3.

5 FIG. 9 shows gate and substrate currents for various source biased flash memory arrays having different physical characteristics (e.g. channel length), incorporating cells similar to the memory cell shown in FIG. 3, according to an embodiment of the present invention.

#### DESCRIPTION OF THE SPECIFIC EMBODIMENTS

10 FIG. 3 shows a memory cell 30, which can be used in a flash EEPROM array, according to an embodiment of the present invention. The drain 304 of cell 30 is formed by, for example, an Arsenic implant and drive having a dose and at an energy of, for example,  $4.0 \times 10^{15} \text{ cm}^{-2}$  and 40 keV, respectively. The junction formed between drain 304 and substrate 300 preferably has a substantially abrupt profile. Source 302 and drain 15 304 regions may be formed after formation of the memory cell's control gate 306 and floating gate 308. This can be done by applying a mask to open a source region opening through oxide layer 310. The source 302 is then preferably formed by a double-diffused junction made of, for example, an implant and drive of Phosphorous (e.g.  $3.2 \times 10^{14} \text{ cm}^{-2}$  and 50 keV) and Arsenic (e.g.  $4.0 \times 10^{15} \text{ cm}^{-2}$  and 60 keV). A diffusion step may then be 20 performed (either after each implant or after the Arsenic implant only) to drive the Phosphorous and Arsenic dopants to predetermined depths. The depth of the junction formed between the Phosphorous region and substrate region 300 is, for example, about 0.3  $\mu\text{m}$ . The drain region 304 is formed (either prior to or after formation of source 302) by another masking/implant/drive step to a depth of about 0.1  $\mu\text{m}$ . Preferably, the source 25 junction is formed deeper than the drain junction so that device performance is less immune to processing variations. The gate/drain overlap is also preferably made smaller than the gate/source overlap to reduce the lateral field on the source junction during erasure. The resulting maximum doping concentration of the source region is on the order of  $10^{20} \text{ cm}^{-3}$  (Arsenic region) and  $10^{19} \text{ cm}^{-3}$  (Phosphorous region). Exemplary 30 doping profiles as a function of depth from the surface of substrate 300 for cross-sections A-A' and B-B' in FIG. 3 of the exemplary memory cell 30 of FIG. 3, are shown in FIGS. 4 and 5, respectively. A graded source profile may also be used to reduce the lateral field effect.

A plurality of flash EEPROM cells, similar to the one shown in FIG. 3, can be distributed in a column and row array as in FIG. 2. Whereas drain side programming, as described above in relation to FIGS. 1 and 2, can be performed with this configuration, source side programming of the array can also be performed simply by 5 biasing the common source positive with respect to the drain so that channel hot electrons are generated, flowing in the direction from the selected cell's drain to its source, and tunnel into the floating gate. As described in more detail below, experimental data of an array having cells similar to the one shown in FIG. 3, reveals that the programming rate is faster for source side programming than it is for drain side programming. An example of 10 bias conditions for a selected cell for source side programming would be, for example,  $V_g = 8.5$  volts,  $V_d = 0$  volts,  $V_s = 4.5$  volts and  $V_b = 0$  volts. Non-selected bit lines are left floating.

Referring now to FIGS. 6 and 7, there is shown a drain side program rate distribution and a source side program rate distribution for flash memory arrays 15 incorporating cells similar to that shown in FIG. 3, respectively. Comparing FIGS. 6 and 7, it is seen that the programming rate distributions of various conditions (e.g. different channel lengths) for source side programming are within 10 programming time pulses, while programming rate distributions for drain side programming under the same conditions are as long as 30 pulses. The even faster source side programming for the 20 NAP003.08 0.35  $\mu$ m device is attributable to a higher Phosphorous implant dose.

Again comparing FIGS. 6 and 7, it is seen that the program rates for source side programming (FIG. 7) of devices having varying channel lengths is more tightly distributed than the program rates for drain side programming.

A benefit of having a shorter and better-controlled program distribution for 25 source side programming is that the post-programming threshold voltage distribution for cells in the array is also tighter. This tighter threshold voltage distribution minimizes the amount of charge movement required to and from the floating gate. Consequently, wear and tear on the floating gate oxide is reduced so that the reliability of the device is enhanced. The relative independence of programming speed on channel length for source 30 side programming is also important as it relates to the ability to reduce device dimensions.

Referring now to FIGS. 8 and 9, there is shown experimental gate and substrate currents versus gate voltage for a device similar to that shown in FIG. 3, with

the drain biased at about 4.5 volts (drain side programming) and the source biased at about 4.5 volts (source side programming), respectively. Comparing FIG. 8 to FIG. 9, it is seen that the substrate current under similar bias conditions for source side biasing is much smaller than that for drain side biasing. This is attributable to the more graded 5 source junction relative to the abrupt junction formed by the drain and substrate. Another important distinction is that the gate current,  $I_G$ , which is a measure of the number of electrons injected into the floating gate per unit time, is higher in the range of  $3.5 \leq V_G \leq 5$  volts for source side biasing than it is for drain side biasing. It is this higher gate current that is believed to be at least partially responsible for the faster programming 10 speed for the source side biasing situation.

Although the invention has been described in terms of a specific structure, it will be obvious to those skilled in the art that many modifications and alterations may be made to the disclosed embodiment without departing from the invention. For example, one of skill in the art would understand that one could begin with an n-type 15 substrate to manufacture a memory cell having doping characteristics opposite to that shown in FIG. 3. Also, the dimensions, doping concentrations, doping profiles etc. are for illustrative purposes only, are not absolute, and may be varied to change and/or enhance particular performance characteristics depending on the application involved. Hence, these modifications and alterations are intended to be within the spirit and scope 20 of the invention as defined by the appended claims.